Abstract
Introduction
Recent years, model checking has been a powerful automatic formal verification technique for establishing correctness of hardware and software systems. The method based on temporal logic is to model system as a labeled transition system (LTS) and specification as temporal logic formula. Then we decide whether the formula holds in the LTS. Another approach is based on the notion of refinement and is frequently used by verification such as Communicating Sequential Processes (CSP). In this conception, the system and the property are modeled by same formalism, and the aim is to verify the latter is refinement of the former. The two approaches have merits and demerits and there is connection between them. To study the connection, a significant number of techniques have been proposed.
Temporal logic can also used for describing system in the form of temporal logic of actions [1] , which is verified by the notion of refinement and development. Therefore, the idea allows simulation of a single high level step by several lower level steps. Spatiotemporal logic [2] is somewhat alike to temporal logic, but different in the operators. It extends the meaning of syntax, where arise in the development of mobile systems, but the decidability of the model checking problem is negligible. The relationship between refinement-oriented specification and specification using a temporal logic is considered, and further the conversion of temporal logic into process algebra [3] . Researchers verified equivalence of computation tree logic and failure trace, in which the former is expressed in the form of test sequence [4] . Despite validity of verification, the infinite states are born in the test case. The temporal logics LTL, CTL and the μ-calculus convert to the formal language Z in the idea of refinement, which also used for language B, VDM based on state. Every conversion rule does not illustrate the main distinction [5] .
In the development of system, system construction is stepwise process. The traditional verification method is appropriate for changes of systems, while the refinement applies to verification about life cycle. Temporal logic is more convenient and common. Therefore, rise both union, temporal logic express the property and verify the property based on refinement. Real time factors are of great importance, so these must be taken into account. In this paper, we study the possibility of doing TLTL(timed linear temporal logic) model checking on TCSP specification in the context of refinement. Firstly, we model property as TLTL and define timed Bu chi  automata. Secondly, through the medium of timed Bu chi  automata TLTL is converted into TCSP, the verification is discussed on two cases in the refinement framework.
Preliminaries
Definition 1(Timed CSP Syntax) A timed process is defined by the following grammar. Q . WAITd is a process which let time pass for d time units. \ PA behaves like P but with all communications in the set A hidden. 12 QQ denotes the deterministic choice between P and Q, which is decided by the first visible event. 12 QQ  is similar to 12 QQ except that the choice is nondeterministic.
is a process set which choice is between them. 12 AB QQ requires 1 Q and 2 Q to synchronize on event set AB  and to behave independently of each other with respect to each other. 12 A QQ is a parallel composition which requires 1 Q and 2 Q to synchronize on event set A and to behave independently of each other with respect to all each other. 12 ||| QQ is a parallel composition of two processes.   fQis a renaming process that allows the process to perform the event f(a) whenever Q could perform a. 12 QQ allows the first process 1 Q to execute, but it may be interrupted at any time by an event from process 2 Q . 12 d QQ allows the 1 Q continued for d units of time, after which control is passed to 2 Q , unless 1 Q has terminated previously. . xP  is a recursion process whose unique solution to the equation X=P. Definition 2 (Timed LTL syntax) Timed LTL extend the notion of clock based on LTL. It uses freeze operator to record time and is bounded by timed constraint, the grammar is as follows: 
, t refers to the current time in timed trace, x is discrete formula clock, 
Refinement Verification based on TLTL

Refinement Verification
Specification contains all behaviors which system should satisfy. Refinement resolves whether system behavior set is subset of specification behavior set. Pair   , s  is termed a timed failure. Trace s will be the sequence of events occurring in the execution, the refusal set  will be set of timed events which can be refused in the execution. For
records that during the execution the process performed event a at time 2, and refused event b over the interval from 3 to 4. For environment, at special time point it provides events to process. If timed event is member of trace, process will receive them. Otherwise, process will refuse them. Specification is predicable of timed failure, while timed failure is constraint of process. So If specification   , Ss  contains timed failure about process Q, Q will satisfy specification   , Ss  .
Specification can be process-oriented approach. Refinement relation 12 FDR PP ô is used to verify specification. It holds when the latter process has fewer things than the former, Remove the times of the timed trace, we get strip(s). If Q and S are defined processes, there must be some untimed P which allows the relationship to be completed:
International We suppose that the model was stable failures model, which records events as it perform them, and refusal after the process stabilize. When process able to perform an sequence of infinite internal transitions. For example, the process   11 \ P a P a  is divergence execution. The process 2 P has <c>, <a,b,c> as possible divergence traces, (<a,b>,<b>) as possible failure.
  According to the above transition system, we establish the relationship between it and TCSP. We define the translation of process as follows: 1)We map state q to a process P , name the initial state and take it as start point. . We add two events: deadlock and special. The process is
Refinement Verification Process
Using TCSP process to verify TLTL formula, the prime thing is to verify | S   . We show the specification as series of TLTL, negate the formula and translate it into timed hides all the events in the  .Must testing consider the combination's maximal executions that is same as timed failure model. May testing is weaker than it, only considering finite duration timed failures. May and must testing give rise to related notions of refinement:
The may testing is a form of traces refinement, and must testing is FDI refinement. The relationship between untimed CSP processes and timed CSP processes is timewise refinement. Time removing operator extracts an untimed transition from the timed operational semantics for timed CSP process. It is just a mechanism which provides an untimed view of a timed process. Q and T are timed CSP processes, and P is untimed CSP process. Must testing is defined analogy with the definitions for must testing:
Related equivalence is as follows: 
Verification Case: Railway Crossing
The system consists of three components: a train, a gate, and gate controller. When no train is approaching, the gate should be up to allow traffic to pass. When train is close to reaching the crossing, the gate should be lowed to obstruct traffic. The controller is used to monitor the approach of a train, to instruct the gate to be lowered within the appropriate time. From the aspect of system, only focus on part of behavior. 
1[ assert Composition T Acept 
The test result is refinement fails=>no infinite trace violates formula=>OK, showing that it does not produce infinite accept.
We test deadlock, test deadlock trace whether receive the negative of the property:
The test result is refinement fails=>no deadlock trace violates formula=>OK, showing that there is not deadlock trace in the system. According to the two results, system meet the property.
. Conclusions
This paper explored the relationship between TLTL and TCSP. We took deadlock timed Bu chi  automata as medium, realized the translation between them. TCSP provided a counter example if a refinement check fails and not. We highlighted a case, railway
